companyEtched logo

DFT Intern at Etched | San Jose

EtchedSan Jose
On-site Full-time

Clicking Apply Now takes you to AutoApply where you can tailor your resume and apply.


Unlock Your Potential

Generate Job-Optimized Resume

One Click And Our AI Optimizes Your Resume to Match The Job Description.

Is Your Resume Optimized For This Role?

Find Out If You're Highlighting The Right Skills And Fix What's Missing

Experience Level

Entry Level

Qualifications

You may be a good fit if you have:Currently pursuing a Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or a related discipline. Familiarity with hardware description languages like Verilog or SystemVerilog. Basic understanding of ASIC or SoC design concepts. Knowledge of digital logic design fundamentals. Familiarity with standard ASIC design flow steps, including synthesis, STA, and DFT. Proficiency in scripting languages such as Python or Tcl. A keen interest in learning about transformers and aspects of modern artificial intelligence.

About the job

About Etched

Etched builds AI inference systems tailored for transformers, delivering over 10x the performance of traditional approaches while cutting costs and latency. The company’s custom ASICs make possible new products, such as real-time video generation models and advanced deep reasoning agents, that were previously out of reach. Backed by major investors and a team of experienced engineers, Etched is changing the landscape of AI infrastructure.

DFT Intern – San Jose

Role Overview

The DFT Intern will help review and improve Design-for-Test (DFT) flow automation to support chip-level regression on Etched’s Caelius platform. This role works closely with both frontend and backend design teams, supports DFT verification (including MBIST, Scan, BSCAN, and SSN simulations), and helps develop flows for ATPG fault models. Prior DFT experience is not required, but the ability to learn quickly and work independently is important.

What You Will Do

  • Review and enhance automation for DFT flows
  • Collaborate with frontend and backend design teams
  • Contribute to DFT verification, including MBIST, Scan, BSCAN, and SSN simulations
  • Develop flows for various ATPG fault models

What We Look For

  • Ability to learn quickly in a self-directed setting
  • Interest in working with advanced ASIC platforms
  • Willingness to collaborate with cross-functional engineering teams
  • No prior DFT experience required

About Etched

Etched is at the forefront of AI technology, creating advanced systems that push the boundaries of what's possible in AI inference. Our innovative solutions are changing the landscape of the industry, making us a leader in high-performance computing.

Similar jobs

Tailoring 0 resumes

We'll move completed jobs to Ready to Apply automatically.